Page tables provide the mapping between virtual memory and physical memory for each process. This means it needs to be as efficient and as fast as possible. I explore the inner workings of page tables in this episode.0:00 Intro2:00 Virtual Memory ⁃ ⁃ 8:00 MMU10:00 Page Tables ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ 11:30 Single Table Byte Addressability ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ ⁃ 16:00 Single Table Page addressability ⁃ ⁃ ⁃ ⁃ ⁃ 19:00 Multi-level Paging (Radix tree) ⁃ ⁃ 31:00 Huge Tables ⁃ ⁃ 33:00 TLB ⁃ ⁃ Summary
Podzilla Summary coming soon
Sign up to get notified when the full AI-powered summary is ready.
Free forever for up to 3 podcasts. No credit card required.
Listen to This Episode
More from The Backend Engineering Show with Hussein Nasser
My new book - Root cause, Stories from two decades of backend bugs
5 Backend Design Patterns for Managing Threads and Sockets
CPU and Kernel Page Faults
Amazon US-EAST-1 Outage in Details
Get summaries like this every morning.
Free AI-powered recaps of The Backend Engineering Show with Hussein Nasser and your other favorite podcasts, delivered to your inbox.
Free forever for up to 3 podcasts. No credit card required.